Category: systemverilog
-
Learn how to write SystemVerilog functions in order to write code which can be reused across multiple designs.
-
Learn about the basic data types which can be in SystemVerilog design, including the new 2 state data types such as int, logic, bit and byte
-
Learn how SystemVerilog modules are used to structure designs and how this relates to the underlying hardware which is being described.