Category: systemverilog
-
Learn how to write SystemVerilog which can be reused across multiple designs by using parameters and generate statements.
-
Learn how to use tasks in SystemVerilog in order to write more efficient code which can be reused across multiple designs and testbenches.
-
Learn how to write SystemVerilog functions in order to write code which can be reused across multiple designs.
-
Learn how to use all of the different types of loop in SystemVerilog – the for loop, foreach loop, while loop, repeat loop and forever loop
-
Learn how to use two of the most common sequential statements in SystemVerilog programming – the if statement and the case statement
-
Learn how to use the always block in SystemVerilog, including the improved always_ff, always_comb and always_latch blocks
-
Learn how to use continuous assignment statements in SystemVerilog in order to model the behavior of basic combinational logic circuits
-
Learn about the SystemVerilog operators and how they can be used together with the assign keyword to model basic combinational logic circuits
-
Learn how to create custom data types in SystemVerilog based designs and test benches using the typedef, enum and struct keywords
-
Learn how to make use of dynamic arrays, queues and associative arrays in SystemVerilog based test benches for FPGA design