On this page you will find a series of tutorials introducing FPGA design with verilog. These tutorials take you through all the steps required to start using verilog and are aimed at total beginners.

If you haven’t already done so, it is recommended that you read the posts which introduce the FPGA development process first. These give an overview of all the stages required to design an FPGA. This information will give you some important basic background knowledge which will help with these verilog tutorials.

How to Write a Basic Verilog Module

In the first post in this series we talk about how Verilog designs are structured and how this relates to the hardware being described.

An Introduction to Verilog Data Types and Arrays

In this post we talk about the different types we can use in verilog.

An Introduction to the Verilog Operators

In this post we look at the different operators which we can use in our verilog designs.

Using Continuous Assignment to Model Combinational Logic in Verilog

In this post we talk about continuous assignment before looking at some of techniques we can use to model combinational logic in verilog

Using the Always Block to Model Sequential Logic in Verilog

In this post we discuss the coding methods we can use to model basic sequential logic circuits using Verilog.

How to Write a Basic Verilog Testbench

In this post we talk about testing our verilog based designs using basic test benches.

If Statements and Case Statements in Verilog

In this post we talk about two of the most commonly used sequential statements in verilog - the if statement and case statement

An Introduction to Loops in Verilog

In this post we look at the different types of loop which we can use in our verilog designs.

Using Tasks and Functions in Verilog

In this post we discuss subprograms and how we use them to write more efficient verilog code.

Writing Reusable Verilog Code using Generate and Parameters

In this post we look at how we use parameters and generate blocks to write reusable verilog modules.